Abstract-This demonstration presents an integrated environment that translates a CAL-based dataflow specification [1] into a heterogeneous implementation, composed by HDL and C codes. The demonstration focuses on the capability of the co-design environment to automatically build an executable heterogeneous system implementation running on a platform composed of a processor and a FPGA from the annotation of the CAL specification. The possibility of direct synthesis from a high level specification is a crucial issue for enabling efficient re-design cycles that include rapid prototyping and validation of performances of the final implementation. The design approach enabled by such integrated environment is particularly suited for development of complex processing systems such as video codecs. As a case study, the demonstration provides the analysis and validation of different software and hardware partitioning of a MPEG-4 Simple Profile decoder.
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I. INTRODUCTION
When a high-level CAL specification is available, such as in the case of a MPEG RVC description [2] , the possibility of generating heterogeneous implementations from such unique specification is a very attractive feature. In fact, partitioning the processing on software and hardware at the very early stages of the design flow is simple, but may result in inefficient systems. When dealing with very complex algorithms (i.e. video coding) for which large designer efforts are required, redesign cycles are very expensive in terms of design time if at each iteration, the designer restarts with a new high level software and hardware partitioning. However when hardware and software synthesis tools (Cal2C [5] and CAL2HDL [4] ) can directly generate an integrated implementation that can be profiled and validated, redesign cycles are drastically shortened.
II. CAL AND SUPPORT TOOLS
A CAL dataflow program [1] is a collection of computational entities, called actors, connected by lossless directed FIFO channels. They are used to send packets of data, called tokens. Each actor executes a sequence of steps, called actions, during which tokens are consumed and produced. An actor strictly encapsulates its state, i.e. it cannot directly use or modify the state of another actor. CAL language is supported by a portable interpreter infrastructure that can simulate CAL models, named Open DataFlow (OpenDF [3] ). OpenDF is also a compilation framework. There exists different backends for code generation, including an HDL code generator (VHDL/Verilog) named CAL2HDL [4] and a C code generator, named CAL2C [5] . More precisely, CAL2C turns actors turned into SystemC classes, while actions are turned into pure ANSI C.
III. SW/HW CO-GENERATION
From an annotated CAL model, indicating which actor should be implemented in hardware or software, the integrated co-design generator, composed by OpenDF and by the code generators, generates C and HDL corresponding to the chosen partition. The result is an implementation composed of C code generated by Cal2C and compiled on a PC platform and HDL code generated by CAL2HDL synthesized to RTL and mapped on a FPGA platform (Annapolis Wildcard II). The platform is delivered with a built-in API capable of handling communications between the FPGA and the host PC. I/O functions are inserted in the C code when HW/SW communications are required, while SystemC FIFOs are used between adjacent actors mapped to SW. Inside the FPGA, the following components establish the communication: I/O blocks, which implement the connections between the card bus and the FPGA, and the generated RTL code, mapped on the FPGA CLBs implementing the CAL actors mapped on hardware. I/O blocks are instantiated for each port of the corresponding CAL actor (or network of actors). Communications channels between two actors mapped on software are implemented as SystemC FIFOs. The "compiled" C program, with appropriate I/O functions, is then scheduled at runtime using the SystemC scheduler.
IV. DEMONSTRATION
The demonstration shows examples of partitions into software and hardware components with associated heterogeneous synthesis using the OpenDF integrated environment for the design case of a MPEG-4 SP decoder. The platform is a PCMCIA WILDCARD-II card including an FPGA (Xilinx Virtex-II).
